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ABSTRACT: Deep N-Well (DNW) MAPS were developed in two different flavors to approach
the specifications of vertex detectors in dissimilar experimental environments such as the Super
B-Factory and the ILC. The first generation of MAPS with on-pixel data sparsification and time
stamping capabilities is now available and was tested in a beam for the first time in September 2008.
These devices are fabricated in a commercial 130 nm CMOS process, and the triple well structure
available in such an ultra-deep submicron technology is exploited by using the deep N-well as the
charge-collecting electrode. Because of the high integration density of such a technology, complex
digital functions can be included in each pixel, implementing a sparsified readout architecture of
the pixel matrix with time stamping.
This paper reviews the features of the “ILC class” and “SuperB class” MAPS devices, dis-
cussing their different design in terms of pixel pitch, analog signal processing, and digital readout
architecture. For SuperB, a data-driven, continuously operating readout scheme was adopted along
with a macropixel matrix arrangement, whereas for the ILC the matrix is read out in the long inter-
train period. In both versions, the address of hit pixels is transmitted off-chip along with the time
stamp. The experimental performance of the chips provides an assessment of the Deep N-Well
MAPS potential in view of future applications.
The paper also discusses the way forward in the development of these devices, outlining the
issues that have to be tackled to design full size Deep N-Well MAPS for actual experiments. These
sensors could take advantage from technological advances in microelectronic industry, such as
vertical integration. The impact of these new technologies on the design and performance of DNW
pixel sensors could be large, with potential benefit for various device features, from the charge
collection properties to the digital readout architecture.
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1 Introduction
The R&D activity on Deep N-Well MAPS (DNW MAPS in the following) started about 5 years
ago [1] with the aim of building monolithic sensors with similar functionalities as hybrid pixel
systems, including data sparsification performed along with time stamping at the level of the single
pixels. This requires to take full advantage of the potential of a subquartermicron CMOS technol-
ogy, in order to integrate advanced analog and digital functions inside pixels with a small size (with
a pitch of a few tens of a µm), as dictated by point resolution specifications of vertex detectors for
the ILC [2] or the Super B-Factory [3]. On the other hand, a full CMOS design requires using
PMOSFETs inside the pixels. This is avoided in standard MAPS, since the N-wells where PMOS-
FETs are located steal some of the signal charge which should be instead collected by an N-type
sensing electrode by means of thermal diffusion. Figure 1 shows the concept which overcomes
this problem in DNW MAPS. The triple well structure available in modern CMOS processes is
exploited by using the deep N-well as the charge collecting electrode. The deep N-well is extended
so that its area is much larger than the area taken by the PMOS N-wells, to avoid a degradation
of the charge collection efficiency. The deep N-well hosts the NMOSFETs of the analog section,
which is based on the classical optimal readout chain for capacitive detectors. The first stage is a
charge-sensitive preamplifier, whose gain is set by its feedback capacitance and is decoupled from
the value of the sensor capacitance. After signal shaping and filtering, the signal is applied to the
input of a discriminator providing a binary information (hit / no hit). The discriminator is followed
by a latch and by the sparsification and time stamping logic integrated in the pixel.
Following this DNW MAPS concept, several prototypes ware fabricated in the 130 nm bulk
CMOS process by STMicroelectronics and successfully tested. These devices are being developed
along two main lines, with the respective goal of approaching the requirements of the innermost
layer (Layer 0) of the Silicon Vertex Tracker at the Super B-Factory and of the Vertex Detector
at the ILC. This paper provides an overview of the different design architectures that are being
pursued for these two applications, reviews the experimental behavior of the devices considering
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Figure 1. Conceptual drawing of the Deep N-Well MAPS structure.
Figure 2. Photographs of the APSEL4D and SDR0 DNW MAPS chips.
beam test data and discusses how it is planned to improve the performance to achieve the ambitious
goal of using DNW MAPS in actual experiments.
2 DNW MAPS design
The first generation of DNW MAPS with pixel-level sparsification and time stamping consists of
three chips. Two of them, called APSEL3D (8x32 pixel matrix) and APSEL4D (32x128 matrix),
are based on a data-driven, continuous readout architecture for operation in the Super B-Factory
Layer 0 [4]. The third chip, called SDR0 (16x16 pixel matrix) takes advantage of the beam structure
of the ILC with an architecture which performs data readout in the long period between bunch
trains [5]. Because of the different requirements of the two experimental environments, the pixel
size is presently 50 µm x 50 µm in the APSEL chips (“SuperB class” DNW MAPS) and 25 µm x
25 µm in SDR0 (“ILC-class” DNW MAPS). Figure 2 shows a photograph of the APSEL4D and
the SDR0 chips.
2.1 Analog section
As discussed in section 1, the analog readout of DNW-MAPS is based on a charge-sensitive pream-
plifier, whose feedback capacitor CF is continuously reset by an NMOS transistor biased in the deep
subthreshold region. In the APSEL chips, where a relatively large pitch is allowed by the SuperB
Layer0 specifications, there is enough room in the pixel for a semigaussian shaper with a selectable
peaking time tP following the preamplifier, as shown by figure 3. In APSEL3D and APSEL4D, two
values of tP are available, 200 ns and 400 ns. The geometry (gate width W and gate length L) of
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Figure 3. Schematic of the analog section of the DNW MAPS belonging to the APSEL chips series (“SuperB
class”).
Figure 4. Schematic of the analog section in the SDR0 DNW MAPS chip (“ILC class”).
the preamplifier input device was chosen as W/L = 14/0.25 for an optimum matching with the 400
fF capacitance CD of the sensing electrode. At the nominal positive analog supply voltage AVDD =
+ 1.2 V, the total power dissipation in the pixel is 30 µW. Most of this power is taken by the pream-
plifier input device, which is biased at ID = 20 µA. The peaking time of the shaper output signal is
adjusted by acting on the current in the feedback transconductor Gm and on the dominant pole of
the forward gain stage. A detailed discussion of this analog channel and of design alternatives is
provided by [6] and [7].
In the SDR0 chip, a reduction of the pixel size with respect to the APSEL chips was dictated
by the point resolution requirements of the ILC vertex detector. For this first “ILC-class” prototype,
the 25x25 µm2 pixel area was considered as a good compromise even if it does not yet fully meet
the severe ILC specifications in case of a purely binary readout. To locate all the pixel electronics
in such a small area, it was necessary to remove the shaper stage, as shown by figure 4, and to
perform a signal shaping (with a peaking time of the order of 1 µs) and noise filtering function
by limiting the bandwidth of the charge-sensitive preamplifier. This also made it possible to scale
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Figure 5. Readout architecture of the APSEL chips.
the pixel power dissipation down to 5 µW, complying with ILC specs for a detector operated in a
pulsed power mode. The preamplifier output is directly connected to the discriminator input. Since
the preamplifier output baseline is determined by the gate-to-source voltage of the input transistor,
its size (W/L = 22/0.25) was optimized taking into account both the noise (at a sensor capacitance
of about 140 fF) and the threshold dispersion [7].
2.2 Digital readout architecture
“SuperB-class” and “ILC-class” DNW MAPS prototypes are based upon two completely different
digital readout schemes, as dictated by the respective experimental environments. However, in both
concepts the main feature is pixel-level sparsification and time stamping.
In the case of the APSEL chips, the sensor has to operate in a continuous fashion. To preserve
collection efficiency, the number of logic blocks with PMOSFETs inside each pixel was minimized
by using a macropixel structure (4x4 pixels). Each macropixel (MP) has two point-to-point con-
nection lines to a periphery readout logic, which registers hit macropixels, stores their timestamp
and then enables the macropixel readout. In this phase the address of hit pixels is sent via common
row lines to the readout logic, which formats the data and transmits them off-chip [8].
In the “ILC-class” SDR0 chip, the sparsified readout architecture is based on a token passing
scheme, which was first implemented by Fermilab IC designers in the VIP chip [9]. This archi-
tecture is tailored on the ILC beam structure and is presently based on the assumption that there
is a very low probability that a pixel is hit more than once during a bunch train period. Figure 6
shows the SDR0 readout scheme. In the detection phase (during the bunch train period) the analog
section is active and a 5-bit time stamp is broadcast to the pixels; when a hit is detected, the time
stamp is frozen in a register located inside the pixel. During the readout phase (intertrain period),
the analog section is switched off. A token scans the matrix in a row-by-row fashion and stops in
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Figure 6. Readout architecture of the SDR0 chip (16x16 pixel matrix).
hit pixels, which send off the content of their time stamp register and point to X and Y registers
at the periphery. The address (X and Y) and time stamp information of hit pixels is serialized and
sent off chip.
3 DNW MAPS experimental performance
The APSEL3D, APSEL4D and SDR0 chips are fully functional. A few essential results are re-
ported here, whereas a more extensive discussion of their experimental characterization can be
found in [4] and [5].
In the APSEL chips, a signal-to-noise ratio close to 25 was measured with an average cluster
signal of about 1000 e− for a M.I.P. from a 90Sr source. The discriminator threshold dispersion
across the 32x128 APSEL4D matrix is about 60 e−. In these devices, the digital section contin-
uously operates along with analog circuits; running with a digital supply voltage DVDD = 1 V,
digital-to-analog interferences are kept under control. This issue is not relevant for the SDR0 chip:
as previously discussed, the ILC beam structure makes it possible to activate the digital readout
in a time interval when the analog circuits are switched off to save power. SDR0 was also fully
tested with an infrared laser and radioactive sources. The main experimental parameters are the
Equivalent Noise Charge, which is about 50 e rms, and the threshold dispersion, of the order of
60 e−. Both in SDR0 and in the APSEL chips there is no threshold adjustment at the pixel level.
The removal of the shaper in the SDR0 does not appear to bring along any undesired behavior. For
example, figure 7 a) shows that crosstalk between adjacent pixels is negligible when the central
pixel of a 3x3 region is electrically stimulated. This demonstrates that the bandwidth limitations
in the preamplifier do not degrade the virtual ground properties of its input node. From infrared
laser tests, figure 7 b) also shows that charge sharing between neighboring pixels is small in SDR0,
which takes advantage from the quite large size of deep N-well charge collecting electrodes as
compared to the total pixel area.
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Figure 7. Signals at the charge preamplifier outputs in a 3x3 matrix region of SDR0: a) injecting a charge
of about 800 e− through a 60 fF capacitor connected at the input of the preamplifier in the central pixel;
b) focusing an infrared laser on the central pixel.
Figure 8. Detection efficiency of APSEL4D chips with different substrate thickness from beam test data as
a function of the discriminator threshold. The plot also reports values extracted from device simulation.
The APSEL chips were successfully tested in a beam at the CERN PS in September 2008 [4].
One of the most important results of this test is the first measurement of the detection efficiency
of a DNW MAPS device. As shown by figure 8, an efficiency up to about 90% was achieved at a
discriminator threshold of about 450 e−. At lower thresholds, the device operation is impaired by an
excessive noise hit rate. Actually, in the case of APSEL, 450 e− is a critical value for the threshold if
a “4σ” rule is applied to maintain the noise occupancy at acceptable levels (discriminator threshold
Qth > 4 .ENC + 4 .σQth,where σQth is the threshold dispersion expressed in units of electric
charge). The measured values of the efficiency are fully consistent with device simulations and
with the present pixel cell geometry, where the layout of the deep N-well was not optimized with
respect to “competitive” N-wells housing PMOSFETs.
DNW MAPS were exposed to total ionizing doses of 60Co γ-rays up to the predicted levels for
the ILC vertex detector [10]. Even if no rad-hard design trick was used (such as enclosed NMOS-
FETs) the chips remained fully functional after irradiation at 1.1 Mrad, with a limited degradation
(∼ 25%) in terms of charge sensitivity and noise.
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4 Future DNW MAPS developments
After several years of R&D, DNW MAPS have reached a good level of maturity. However, there is
still room for substantial performance improvements, which are necessary for the next generation
of chips to approach actual experiment specifications more closely. For example, in the case of the
ILC, a purely binary readout demands to reduce the pixel pitch down to less than 20 µm in order
to achieve the required point resolution; detection efficiency should be larger than 99%, and more
functionalities should probably be integrated in the pixels, such as the capability of handling more
than one hit in a bunch train.
Two different approaches are presently pursued to achieve these goals. The first one aims
at a gradual performance improvement leading to the implementation in the next two years of a
prototype multichip module for the SuperB Layer0. This approach foresees an optimization of
the APSEL pixel cell, removing the shaper for decreasing the pitch and changing the layout for
increasing detection efficiency. Device simulations show that the insertion of multiple collecting
electrodes surrounding PMOS competitive N-wells may lead to an efficiency exceeding 99% [4].
The second approach is based on a technology leap exploiting vertical integration processes [9],
which promise to overcome typical limitations of standard MAPS as well as of DNW MAPS. In
the framework of a consortium between Fermilab, IN2P3 and INFN, the first step in this direction
is planned to be the fabrication of a two-tier DNW MAPS by the face-to-face bonding of two 130
nm CMOS wafers. The first layer may host the DNW charge collecting electrode and the analog
electronics section, whereas the digital readout section will be located in the second CMOS layer.
In this way, most (if not all) the PMOSFETs and their competitive N-wells may be removed from
the sensor layer, in principle achieving a 100% fill factor. A double layer structure allows also for
a smaller pitch and a smaller sensor capacitance, leading to a better trade-off between noise and
power dissipation. The removal of layout constraints related to efficiency problems may also have
a beneficial impact on the digital readout architecture, adding more complex functionalities and in-
creasing flexibility. A first submission of DNW MAPS in a vertical integration process is planned
for the first quarter of 2009.
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